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ABSTRACT 
A new nullor-based model to describe the behavior of Operational Transresistance Amplifiers (OTRAs) is introduced. 
The new model is composed of four nullors and three grounded resistors. As a consequence, standard nodal analysis 
can be applied to compute fully-symbolic small-signal characteristics of OTRA-based analog circuits, and the nullor-
based OTRAs model can be used in CAD tools. In this manner, the fully-symbolic transfer functions of several 
application circuits, such as filters and oscillators can easily be approximated. 
 
Keywords: Operational Transresistance Amplifier, nullor, nodal analysis. 
 
RESUMEN 
En el presente trabajo se presenta un nuevo modelo basado en nullors para describir el comportamiento de 
amplificadores operacionales de transresistencia (OTRAs). El modelo se compone de cuatro nullors y tres resistores 
aterrizados; como resultado, se puede aplicar el análisis nodal estándar para calcular características de pequeña 
señal completamente simbólicas de circuitos analógicos basados en OTRAs; este nuevo modelo puede ser usado en 
herramientas CAD. De esta forma, las funciones de transferencia completamente simbólica de varios circuitos de 
aplicación tales como filtros y osciladores, pueden aproximarse fácilmente. 
 
 
1. Introduction 
 
The operational transresistance amplifier (OTRA) is 
an important building block in analog integrated 
circuits [1]-[19]. The reason why circuit designers 
have focused their attention on it is that the analog 
signal processing can be extended to high-
frequency by using current-mode techniques [1]-
[19]. Although the transresistance amplifier is 
commercially available in bipolar technology, it 
does not provide a virtual ground at the input 
terminals and only allow the input current to flow in 
one direction [3], [5]. On the one hand, recent 
realizations have been suggested to design OTRAs 
with CMOS technology [4]-[19]; also, several 
applications such as instrumentation amplifiers [2], 
MOSFET-C differentiator [6], integrators [7], 
continuous-time filters [7], [8], [11], [14], [15], [17], 
immitance simulators [12], waveform generators 
[13],[18], bistable multivibrators [16], [19], 
oscillators [7]-[9] and amplification of signals from 
current-source transducers [4] have been designed  
 
 
with OTRAs to overcome the finite gain-bandwidth 
product associated to Op-amps. Also, both input 
and output terminals of OTRAs are characterized 
by low impedance [1]-[19], therefore, all parasitic 
capacitors associated to these terminals will have 
little effect on these circuits and the time response 
limitations incurred by parasitic capacitors should 
be minimized [11]. On the other hand, OTRA is a 
high gain current-input voltage-output device which 
can be considered as a current-to-voltage converter 
and its behavior can be modeled by using a 
Current-Controlled Voltage Source (CCVS) and at 
the same time by using nullors [20]-[49]. By using 
nullors the behavior of any active device can be 
modeled [20], [21], [23], [26], [27], [28], [49]; for 
instance, from new nullor-based models to the first, 
second and third generation current conveyor along 
with their inverting equivalents and multiple outputs 
topologies have been proposed in [27]. Therefore, 
symbolic analysis techniques can be applied to  
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approximate small-signal characteristics of OTRAs-
based analog circuits [31]-[42]. 
 
From the point of view of the symbolic analysis 
techniques, the Nodal Analysis (NA) method has 
been widely used to describe networks and it is well 
know that only NA-compatible elements can be 
directly introduced into the admittance matrix by 
using the element stamp method [36]-[40]. This 
disadvantage has been overcome by using the 
modified nodal analysis technique in which 
additional columns and rows are incorporated into 
the admittance matrix and the non-NA compatible 
elements are readily included by using stamp [36]-
[40]. However, the admittance matrix size depends 
on the number of node voltages and the branch 
currents associated to the type of elements 
contained in the circuit. On the other hand, new 
stamps associated to the four types of controlled 
sources as well as the nullors, Op-amps, transistors 
and impedance converters have been proposed 
[42]-[46]. The generation of these new stamps is 
based on the concept of matrix port-equivalence by 
using infinity-variables [43], [45]. Particularly, three 
circuit models along with their stamps have been 
proposed for the CCVS and it has been 
demonstrated that they are identical in the ideal 
case [43]-[46]. Nevertheless, although they can 
directly be used in the NA method, the size of the 
admittance matrix still depends on the number of 
independent variables. Besides, the stamps 
associated to the CCVS cannot model completely 
the behavior of an OTRA since they are only 
considering one input current, limiting their 
application to specific circuits where the input 
current is flowing in one direction. 
 
In this work, a new nullor-based model for the 
OTRA, which is composed of four nullor and three 
grounded resistors is reported. As a consequence, 
the NA method can easily be applied to compute 
small-signals characteristics of OTRAs-based 
analog circuits [25]-[32]. The nullor-based model 
not only reduces the admittance matrix size, if 
compared with the element stamp method [43], 
[45], but also analog circuits with both input 
currents flowing toward the OTRA can easily be 
analyzed. Therefore, the model proposed can be 
seen as a behavioral model at the circuit level of 
abstraction and it is very useful to be used in CAD 
tools [25], [29], [30], [31], [32], [49]. The paper is 
organized as follows: in Section 2, the new nullor-
based model is deduced by considering the 
behavior equations of the OTRA along with nullor 
properties. Section 3 presents the use of this model 
to calculate symbolic analytical expressions of 
OTRAs-based filters and oscillators. In this section, 
the admittance matrix is formulated by using the 
method introduced in [49]. Finally, the conclusions 
are given in Section 4. 
 
2. Nullor-Based OTRAs-Model 
 
The OTRA shown in Figure 1(a) is a three-terminal 
analog building block where its input-output 
terminals are characterized by low impedances 
[28] and its behavior can be described by 
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Figure 1. (a) OTRA symbol (b) nullor-based OTRA model.  
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According to the nullor concept and its voltage-
current relationships, a floating nullator can model 
very high level impedances [21], [26], [28]-[30]. 
Contrarily, if any terminal of a nullator is connected 
to signal-ground, the other terminal is considered 
as a virtual ground, therefore, a node of low-
impedance is obtained. Furthermore, the voltage 
across the terminals of a nullator is the same and 
does not allow current flowing through it. On the 
other hand, the norator can model both impedance 
levels: very high or very low, depending on the 
signal to be measured [21], [26], [28]-[30]. Also, for 
a norator, a voltage arbitrary can exist across its 
terminals and the current flowing through it is the 
same if it is measured in the input-output terminals. 
According to (1) and Figure 1(a), the output voltage 
is the difference of the input currents multiplied by 
the transresistance gain, Rm(s), which is ideally 
infinity; therefore, a change of direction in the flow 
of In along with external negative feedback must be 
required to force the input currents to be equal. 
However, the transresistance gain is finite and its 
effect along with the frequency limitations 
associated with the OTRA must be considered. A 
two-pole model for Rm(s) is given as 
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where  p1  and  p2  are the angular frequencies of 
the first and second pole and Rm0 is the DC gain of 
the OTRA. Since external negative feedback is 
required, it is better to design an OTRA with high 
DC open-loop gain by using bipolar or CMOS 
transistors [3]-[19]. Therefore, the 
behavior of the OTRA in loop-open can adequately 
be modeled by (2). For middle frequency 
applications, Rm(s) can be expressed as 
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For very high-frequency applications, Rm(s) can be 
expressed as 
 
       
   
    
                                      (4) 
 
where Cm is the parasitic capacitance associated 
to the first pole. On the other hand, since the input 
impedances of the OTRA are low and only current 
signals are admitted, they can be modeled with the 
nullor if one terminal of the nullator is connected to 
signal-ground and the input current is flowing 
through the norator. Hence, both input terminals 
can be modeled with negative current followers 
(CFs-), as shown in Figure 1(b). For In, it is 
necessary to invert its direction by using a current 
mirror, which can be modeled with nullor by using 
two grounded resistors, as shown in Figure 1(b) 
[47]-[49]. Note that CFs± are used in the 
negative/positive input terminals, respectively. To 
the output terminal, a voltage follower is used, 
where the current difference is transformed to 
voltage by Rm(s); this way, the nullor-based OTRA 
model is shown in Figure 1(b) and it is composed 
of four nullors and three grounded passive 
elements, where Rm(s) can be approximated by 
(2), (3) or (4). Although the model shown in Figure 
1(b) is more complex compared with the nullor- 
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based model of a CCVS or the element stamp 
model [43]-[45], it is more adequate to analyze 
OTRA-based analog circuits with both input 
currents flowing toward the OTRA. Besides, the 
size of the admittance matrix is reduced, as shown 
in the following sections. It is worth mentioning that 
the nullor-based OTRA model is adequate to be 
used in symbolic analysis techniques [25], [26], 
[29]-[32], [49] since the grounded passive 
elements have only one entry in the formulation 
process of the system of equations. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
3. Symbolic Analysis of OTRAs-Based Filters 
and Oscillators 
 
As a first example and to show the potentiality of the 
proposed model, let us consider the universal filter 
taken from [8], which is depicted in Figure 2(a). The 
equivalent nullor circuit is shown in Figure 2(b).  
 
In order to compute the fully-symbolic transfer 
function, the formulation method introduced in [49] is 
used. In this manner, the system of equations is 
given by 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(b) 
Figure 2. (a) OTRAs-based universal filter (b) nullor equivalent circuit. 
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Note that, if the element stamp method is used [43], [45], the size of the admittance matrix 
is 8×8. By resolving (5) to VOut=V{7,14}, the fully-symbolic transfer function is given by 
 
 
(6)  
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A non-inverting band-pass filter has been designed 
by using (3), (8), (9) and (10) to give Q=40, where 
R3=R4=, C3=0, R1=R6=1.6k, R2=80k and 
R5=800 to the following frequencies: 
f1=0.923MHz with C1=C2=100pF and f2=2.12MHz 
with C1=C2=50pF. To f3=5.52MHz, we use (3) and 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(7) withC1=C2=12pF. To purposes of simulation, the 
behavior of the OTRA has been modeled with the 
AD844AN macro-model by using ±5V voltage supply, 
as shown in Figure 3. However, if the OTRA is 
designed with CMOS technology, still the model given 
by (2) and (3) approach well its frequency response. 
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If (3) is considered, (6) is modified as 
 
    
   
 
     
    ω  
    
   
    ω  
 
 
  
 
 
  
  
  
  
   
   
  
     
 
  
 
 
  
 
 
  
    
   
  
   
 
        
      
    ω  
     
 
ω  
 
   
  
 
   
  
 
       
    
       
   
  
 
   
  
 
      
    
 
   
      ω  
    
 
    
   
   
  
   
 
        
     
 
For middle frequency applications: 
 
 
Therefore, (6) can be approximated to 
 
 
Therefore, 0 and Q are given by 
 
 
For low frequency, Cm1, Cm2, p1 and p2 are insignificant and 0 and Q can be approximated to 
 
(7) 
(8) 
(9) 
(10) 
(11) 
 
Figure 3. OTRA implemented with the IC AD844AN. 
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The angular frequencies associated to the first and 
second pole along with the DC gain have been 
approximated of the frequency response of the 
OTRA; they are given as p1≈69.1krad/s, 
p2≈95.9Mrad/s and Rmo≈127dB. Therefore, by 
using (3), the numerical values of Rz2 and Cz2 in 
Figure. 3 are computed. Comparisons of the band-
pass filter magnitude response between HSPICE 
(Dotted-line) and (9) (Solid-line) for f1 and f2, and 
by using (7) (Solid-line) for f3 are shown in Figure. 
4, where the symbolic terms are replaced by their 
numerical values. 
 
From Figure. 4 we can observe that for f1 and f2, 
the single-pole model given by (8), the transfer 
function given by (9) and the use of (10), 
approximate well the frequency response. 
However to f3, the two-pole model given by (3) 
along with (7) must be used to approximate 
suitable the magnitude response. 
 
As a second example, lets us consider the OTRAs-
based oscillator circuit taken from [9] which is 
shown in Figure. 5(a). The nullor-based circuit is 
depicted in Figure. 5(b). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4. Band-pass magnitude response.
 
(a) 
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Figure 5.  (a) OTRA-based oscillator circuit (b) equivalent nullor circuit. 
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Again, by using the formulation method proposed in [49], the system of equations is 
     
 
 
If element stamp is used [43], [45], the size of the admittance matrix is 6×6. By resolving (12), the 
characteristic equation is given by 
 
 
For this case, the single-pole model given by (8) is used. Since |s=j|<<p2, (13) is modified as 
 
 
 
Therefore, the condition and frequency of oscillation are given as 
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The oscillator of Figure 5(a) was designed and 
simulated in HSPICE to several frequencies, as 
shown in Figure 6. By choosing R1=R2=2k, 
R3=R4=10k, the value of the frequencies of 
oscillation are found as f1=2.65MHz (Dashed-line) 
with C1=C2=24pF, f2=6.29MHz with C1=C2=6.46pF 
(Dotted-line) and f3=12MHz (Solid line) with 
C1=C2=0.1pF, where the parasitic capacitances 
have been calculated from (3) and approximated to 
Cm1=Cm2≈6.46pF. On the other hand, the 
calculated values of the frequencies of oscillation 
by using (15) are approximated to f1≈2.61MHz, 
f2≈6.16MHz and f3≈12.1MHz, which are in close 
agreement with the simulated results. 
 
From Figure 6, we can observe that the maximum 
frequency of oscillation (f3=12MHz) is limited by 
Cm1,2=CZ2, according to (8), with Rm0=RZ2, where 
RZ2 and CZ2 are the parasitic resistance and 
capacitance associated to the Z terminal of the 
AD844AN, as shown in Figure 3. It is worth 
mentioning that the frequency response of the filter 
can be well approached by using (3), (7), (9) and 
(10) and it depends on the tuning frequency, while 
that for oscillators, the single-pole model given by 
(8) must be used. 
 
4. Conclusions 
 
We have proposed a new nullor-based OTRAs 
model focused on computing small-signal 
characteristics of analog circuits. The nullor-based 
model uses four nullors and three grounded 
resistors; therefore, a standard nodal analysis can 
be used and the new model can be included in 
CAD tools. As examples of the usefulness of the 
new model, the fully-symbolic transfer function of a 
non-inverting band-pass filter has been 
approximated, where the one/two-pole model for 
Rm(s) has been used to approximate the frequency 
response of the filter. In the same manner, the 
condition and frequency of oscillation of an 
oscillator circuit have been approximated, where 
the single-pole model associated to Rm(s) is used; 
therefore, we can conclude that the nullor-based 
OTRAs model is quite suitable to compute 
analytical expressions of OTRAs-based analog 
circuits. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6. Waveforms of the oscillator. 
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